



Sample &

Buy





**TCA9548A** SCPS207E - MAY 2012 - REVISED OCTOBER 2015

# TCA9548A Low-Voltage 8-Channel I<sup>2</sup>C Switch With Reset

#### 1 Features

- 1-to-8 Bidirectional Translating Switches
- I<sup>2</sup>C Bus and SMBus Compatible
- Active-Low Reset Input
- Three Address Pins, Allowing up to Eight TCA9548A Devices on the I<sup>2</sup>C Bus
- Channel Selection Through an I<sup>2</sup>C Bus, In Any • Combination
- Power Up With All Switch Channels Deselected
- Low RON Switches
- Allows Voltage-Level Translation Between 1.8-V, 2.5-V, 3.3-V, and 5-V Buses
- No Glitch on Power Up
- Supports Hot Insertion
- Low Standby Current
- Operating Power-Supply Voltage Range of 1.65-V to 5.5-V
- **5-V Tolerant Inputs**
- 0- to 400-kHz Clock Frequency
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - ±2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - ±1000-V Charged-Device Model (C101)

## 2 Applications

Tools &

- Servers
- Routers (Telecom Switching Equipment)
- Factory Automation •
- Products With I<sup>2</sup>C Slave Address Conflicts (Such as Multiple, Identical Temperature Sensors)

## 3 Description

The TCA9548A device has eight bidirectional translating switches that can be controlled through the I<sup>2</sup>C bus. The SCL/SDA upstream pair fans out to eight downstream pairs, or channels. Any individual SCn/SDn channel or combination of channels can be selected, determined by the contents of the programmable control register.

The system master can reset the TCA9548A in the event of a time-out or other improper operation by asserting a low in the RESET input. Similarly, the power-on reset deselects all channels and initializes the I<sup>2</sup>C/SMBus state machine. Asserting RESET causes the same reset and initialization to occur without powering down the part.


The pass gates of the switches are constructed so that the VCC pin can be used to limit the maximum high voltage, which is passed by the TCA9548A. Limiting the maximum high voltage allows the use of different bus voltages on each pair, so that 1.8-V or 2.5-V or 3.3-V parts can communicate with 5-V parts, without any additional protection. External pullup resistors pull the bus up to the desired voltage level for each channel. All I/O pins are 5-V tolerant.

## Device Information<sup>(1)</sup>

_		=
PART NUMBER	PACKAGE BODY SIZE (NO	
TC 405 49 4	TSSOP (24)	7.80 mm × 4.40 mm
TCA9548A	VQFN (24)	4.00 mm × 4.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

## Simplified Application Diagram



Features ..... 1

Applications ..... 1 Description ..... 1

Revision History..... 2

Pin Configuration and Functions ...... 3

Specifications...... 4 6.1 Absolute Maximum Ratings ...... 4 ESD Ratings ..... 4

Detailed Description ..... 10

8.1 Overview ...... 10

Recommended Operating Conditions ...... 4

Thermal Information ...... 4 6.7 Switching Characteristics ...... 6 6.8 Reset Timing Requirements ...... 7 6.9 Typical Characteristics ...... 7

1

2

3 4

5

6

7

8

6.2

6.3 6.4

## **Table of Contents**

	8.2	Functional Block Diagram	11
	8.3	Feature Description	12
	8.4	Device Functional Modes	12
	8.5	Programming	12
9	Арр	lication and Implementation	18
	9.1	Application Information	18
	9.2	Typical Application	18
10	Pow	ver Supply Recommendations	22
	10.1	Power-On Reset Requirements	22
11	Lay	out	23
	11.1	Layout Guidelines	23
	11.2	Layout Example	24
12	Dev	ice and Documentation Support	25
	12.1	Community Resources	25
	12.2	Trademarks	25
	12.3	Electrostatic Discharge Caution	25
	12.4	Glossary	25
13	Mec	hanical, Packaging, and Orderable	
		rmation	25

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (January 2015) to Revision E	Page
Updated Pin Functions table.	
Added new I <sup>2</sup> C Sections and read/write description	14
Changes from Revision C (November 2013) to Revision D	Page
<ul> <li>Added Pin Configuration and Functions section, ESD Ratings table, Feature Description Modes, Application and Implementation section, Power Supply Recommendations section</li> </ul>	

Updated Typical Application schematic.	
Changes from Revision B (November 2013) to Revision C	Page
- Updated $V_{\text{POR}}$ and $I_{\text{CC}}$ standby specification	
Changes from Revision A (July 2012) to Revision B	Page
Updated document formatting.	




www.ti.com



## 5 Pin Configuration and Functions

PW Package 24-Pin TSSOP Top View									
A1 [	2	23	SDA						
RESET [	3	22	SCL						
SD0	4	21	] A2						
SC0	5	20	] SC7						
SD1	6	19	] SD7						
SC1	7	18	] SC6						
SD2	8	17	] SD6						
SC2	9	16	] SC5						
SD3	10	15	] SD5						
SC3	11	14	] SC4						
GND [	12	13	] SD4						



#### **Pin Functions**

	PIN		TVDE	DECODIDION
NAME	TSSOP (PW)	QFN (RGE)	TYPE	DESCRIPTION
A0	1	22	Input	Address input 0. Connect directly to V <sub>CC</sub> or ground.
A1	2	23	Input	Address input 1. Connect directly to V <sub>CC</sub> or ground.
RESET	3	24	Input	Active-low reset input. Connect to $V_{\text{CC}}$ or $V_{\text{DPUM}}{}^{(1)}$ through a pull-up resistor, if not used.
SD0	4	1	I/O	Serial data 0. Connect to $V_{DPU0}^{(1)}$ through a pull-up resistor.
SC0	5	2	I/O	Serial clock 0. Connect to $V_{DPU0}^{(1)}$ through a pull-up resistor.
SD1	6	3	I/O	Serial data 1. Connect to $V_{DPU1}^{(1)}$ through a pull-up resistor.
SC1	7	4	I/O	Serial clock 1. Connect to $V_{DPU1}^{(1)}$ through a pull-up resistor.
SD2	8	5	I/O	Serial data 2. Connect to $V_{DPU2}^{(1)}$ through a pull-up resistor.
SC2	9	6	I/O	Serial clock 2. Connect to V <sub>DPU2</sub> <sup>(1)</sup> through a pull-up resistor.
SD3	10	7	I/O	Serial data 3. Connect to V <sub>DPU3</sub> <sup>(1)</sup> through a pull-up resistor.
SC3	11	8	I/O	Serial clock 3. Connect to V <sub>DPU3</sub> <sup>(1)</sup> through a pull-up resistor.
GND	12	9	Ground	Ground
SD4	13	10	I/O	Serial data 4. Connect to $V_{DPU4}^{(1)}$ through a pull-up resistor.
SC4	14	11	I/O	Serial clock 4. Connect to V <sub>DPU4</sub> <sup>(1)</sup> through a pull-up resistor.
SD5	15	12	I/O	Serial data 5. Connect to $V_{DPU5}^{(1)}$ through a pull-up resistor.
SC5	16	13	I/O	Serial clock 5. Connect to V <sub>DPU5</sub> <sup>(1)</sup> through a pull-up resistor.
SD6	17	14	I/O	Serial data 6. Connect to V <sub>DPU6</sub> <sup>(1)</sup> through a pull-up resistor.
SC6	18	15	I/O	Serial clock 6. Connect to V <sub>DPU6</sub> <sup>(1)</sup> through a pull-up resistor.
SD7	19	16	I/O	Serial data 7. Connect to $V_{DPU7}^{(1)}$ through a pull-up resistor.
SC7	20	17	I/O	Serial clock 7. Connect to V <sub>DPU7</sub> <sup>(1)</sup> through a pull-up resistor.
A2	21	18	Input	Address input 2. Connect directly to V <sub>CC</sub> or ground.
SCL	22	19	I/O	Serial clock bus. Connect to V <sub>DPUM</sub> <sup>(1)</sup> through a pull-up resistor.
SDA	23	20	I/O	Serial data bus. Connect to V <sub>DPUM</sub> <sup>(1)</sup> through a pull-up resistor.
VCC	24	21	Power	Supply voltage

(1) V<sub>DPUX</sub> is the pull-up reference voltage for the associated data line. V<sub>DPUM</sub> is the master I<sup>2</sup>C reference voltage and V<sub>DPU0</sub>-V<sub>DPU7</sub> are the slave channel reference voltages.

## 6 Specifications

## 6.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	-0.5	7	V
VI	Input voltage <sup>(2)</sup>	-0.5	7	V
II.	Input current	-20	20	mA
I <sub>O</sub>	Output current	-25		mA
I <sub>CC</sub>	Supply current	-100	100	mA
T <sub>stg</sub>	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

### 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatia discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage		1.65	5.5	V
V	Lich lovel input veltage	SCL, SDA	$0.7 \times V_{CC}$	6	V
VIH	V <sub>IH</sub> High-level input voltage	A2–A0, RESET	$0.7 \times V_{CC}$	$V_{CC} + 0.5$	v
V		SCL, SDA	-0.5	$0.3 \times V_{CC}$	V
VIL	Low-level input voltage	A2–A0, RESET	-0.5	$0.3 \times V_{CC}$	v
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

## 6.4 Thermal Information

		TCAS		
	THERMAL METRIC <sup>(1)</sup>	PW (TSSOP)	RGE (VQFN)	UNIT
		24 PINS	24 PINS	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	108.8	57.2	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	54.1	62.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	62.7	34.4	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	10.9	3.8	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	62.3	34.4	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	15.5	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



## 6.5 Electrical Characteristics<sup>(1)</sup>

V<sub>CC</sub> = 2.3 V to 3.6 V, over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETE	R	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP <sup>(2)</sup>	MAX	UNIT
V <sub>PORR</sub>	Power-on reset v	oltage, V <sub>CC</sub> rising	No load, $V_I = V_{CC}$ or $GND^{(3)}$			1.2	1.5	V
V <sub>PORF</sub>	Power-on reset v falling <sup>(4)</sup>	oltage, V <sub>CC</sub>	No load, $V_1 = V_{CC}$ or $GND^{(3)}$		0.8	1		V
				5 V		3.6		
				4.5 V to 5.5 V	2.6		4.5	
				3.3 V		1.9		
N/	Curitale autoutual			3 V to 3.6 V	1.6		2.8	V
V <sub>o(sw)</sub>	Switch output vor	tage	$v_{i(sw)} = v_{CC}$ , $I_{SWout} = -100 \ \mu A$	2.5 V		1.5		V
	Switch output voltage $V_{i(sw)} = V_{CC}, I_{SWout} = -100 \ \mu A \qquad \frac{3.3 \ V}{3.3 \ V} \qquad \frac{1.9}{3.0 \ V} = \frac{3.3 \ V}{1.6} = \frac{3.3 \ V}{1.5} = \frac{3.3 \ V}{2.5 \ V} \qquad \frac{1.5}{1.5} = \frac{2.3 \ V}{1.5} = \frac{1.5 \ V}{$	2						
				1.8 V		1.1		
				1.65 V to 1.95 V	0.9		1.25	
			V <sub>OL</sub> = 0.4 V		3	6		
I <sub>OL</sub>	SDA			1.65 V to 5.5 V	6	9		mA
	SCL, SDA				-1		1	
	SC7-SC0, SD7-	SD0			-1		1	
l <sub>l</sub>			$-V_{I} = V_{CC} \text{ or } GND^{(3)}$	1.65 V to 5.5 V	-1		1	μA
			-		-1		1	
			$V_{I} = V_{CC} \text{ or } \text{GND}^{(3)}, I_{O} = 0$	5.5 V		50	80	
		f <sub>SCL</sub> = 400 kHz		3.6 V		20		-
						11		
	Operating mode					6		
		f <sub>SCL</sub> = 100 kHz	$V_{I} = V_{CC}$ or $GND^{(3)}$ , $I_{O} = 0$			11         20           6         10           9         30           6         15           4         8           2         4		
I <sub>CC</sub>				5.5 V		0.2		μA
				3.6 V		0.1		
		Low inputs	$V_{I} = GND^{(3)}, I_{O} = 0$	2.7 V		0.1	2.8 2.8 2 1.25 1.25 1.25 1.25 1.25 1 1 1 1 1 1 1 1 1 1 1 1 1	
				1.65 V		0.1		
	Standby mode			5.5 V		0.2		
				3.6 V		0.1		-
		High inputs	$V_{I} = V_{CC}, I_{O} = 0$	2.7 V		0.1		
				1.65 V		0.1		
	Supply-current		SCL or SDA input at 0.6 V, Other inputs at $V_{CC}$ or GND <sup>(3)</sup>			3		
∆I <sub>CC</sub>	change	SCL, SDA	SCL or SDA input at $V_{CC} - 0.6 V$ , Other inputs at $V_{CC}$ or $GND^{(3)}$	1.65 V to 5.5 V		3	20	μA
	A2-A0					4	5	
C <sub>i</sub>	RESET		$-V_{I} = V_{CC} \text{ or } GND^{(3)}$	1.65 V to 5.5 V		4	5	pF
	SCL		$V_{I} = V_{CC}$ or GND <sup>(3)</sup> , Switch OFF			20		P'
- (E)	SDA					20		
C <sub>io(off)</sub> <sup>(5)</sup>	SC7-SC0, SD7-	SD0	$V_{I} = V_{CC}$ or GND <sup>(3)</sup> , Switch OFF	1.65 V to 5.5 V		5.5		pF

(1) For operation between specified voltage ranges, refer to the worst-case parameter in both applicable ranges.

(2)

- (3)
- (4)

All typical values are at nominal supply voltage (1.8-V, 2.5-V, 3.3-V, or 5-V V<sub>CC</sub>), T<sub>A</sub> = 25°C. RESET = V<sub>CC</sub> (held high) when all other input voltages, V<sub>I</sub> = GND. The power-on reset circuit resets the I<sup>2</sup>C bus logic with V<sub>CC</sub> < V<sub>PORF</sub>. C<sub>io(ON)</sub> depends on internal capacitance and external capacitance added to the SCn lines when channels(s) are ON. (5)

Copyright © 2012–2015, Texas Instruments Incorporated

## Electrical Characteristics<sup>(1)</sup> (continued)

V<sub>CC</sub> = 2.3 V to 3.6 V, over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP <sup>(2)</sup>	MAX	UNIT
		4.5 V to 5.5 V	4	10	20		
	Switch-on resistance	$V_0 = 0.4 \text{ V}, I_0 = 15 \text{ mA}$	3 V to 3.6 V	5	12	30	0
R <sub>ON</sub>	Switch-on resistance		2.3 V to 2.7 V	7	15	10         20           12         30	Ω
		$V_0 = 0.4 \text{ V}, I_0 = 10 \text{ mA}$	1.65 V to 1.95 V	10	25		

## 6.6 I<sup>2</sup>C Interface Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 5)

		· · · · · · · · · · · · · · · · · · ·	STANDARD I <sup>2</sup> C BU		FAST MOD I <sup>2</sup> C BUS	E	UNIT
			MIN	MAX	MIN	MAX	
f <sub>scl</sub>	I <sup>2</sup> C clock frequency		0	100	0	400	kHz
t <sub>sch</sub>	I <sup>2</sup> C clock high time		4		0.6		μs
t <sub>scl</sub>	I <sup>2</sup> C clock low time		4.7		1.3		μs
t <sub>sp</sub>	I <sup>2</sup> C spike time			50		50	ns
t <sub>sds</sub>	I <sup>2</sup> C serial-data setup time		250		100		ns
t <sub>sdh</sub>	I <sup>2</sup> C serial-data hold time				0 <sup>(1)</sup>		μs
t <sub>icr</sub>	I <sup>2</sup> C input rise time		1000	20 + 0.1C <sub>b</sub> <sup>(2)</sup>	300	ns	
t <sub>icf</sub>	I <sup>2</sup> C input fall time			300	20 + 0.1C <sub>b</sub> <sup>(2)</sup>	300	ns
t <sub>ocf</sub>	l <sup>2</sup> C output (SDn) fall time (10-pF to	9 400-pF bus)		300	20 + 0.1C <sub>b</sub> <sup>(2)</sup>	300	ns
t <sub>buf</sub>	I <sup>2</sup> C bus free time between stop and	d start	4.7		1.3		μs
t <sub>sts</sub>	I <sup>2</sup> C start or repeated start condition	n setup	4.7		0.6		μs
t <sub>sth</sub>	I <sup>2</sup> C start or repeated start condition	hold	4		0.6		μs
t <sub>sps</sub>	I <sup>2</sup> C stop condition setup		4		0.6		μs
t <sub>vdL(Data)</sub>	Valid-data time (high to low) $^{(3)}$	SCL low to SDA output low valid		1		1	μs
t <sub>vdH(Data)</sub>	Valid-data time (low to high) <sup>(3)</sup>	SCL low to SDA output high valid		0.6		0.6	μs
t <sub>vd(ack)</sub>	Valid-data time of ACK condition	ACK signal from SCL low to SDA output low		1		1	μs
Cb	I <sup>2</sup> C bus capacitive load			400		400	pF

A device internally must provide a hold time of at least 300 ns for the SDA signal (referred to the VIH min of the SCL signal), to bridge (1) the undefined region of the falling edge of SCL.

 $C_b$  = total bus capacitance of one bus line in pF (2)

Data taken using a 1-k $\Omega$  pull-up resistor and 50-pF load (see Figure 6) (3)

## 6.7 Switching Characteristics

over recommended operating free-air temperature range,  $C_L \le 100 \text{ pF}$  (unless otherwise noted) (see Figure 5)

	PARAMETE	R	FROM (INPUT)	TO (OUTPUT)	MIN MAX	UNIT
t <sub>pd</sub> <sup>(1)</sup>	Propagation delay time	$\label{eq:R_ON} \begin{split} R_{ON} &= 20 \; \Omega, \; C_L = 15 \; pF \\ R_{ON} &= 20 \; \Omega, \; C_L = 50 \; pF \end{split}$	SDA or SCL	SDn or SCn	0.3	ns
$t_{rst}^{(2)}$	RESET time (SDA clear)		RESET	SDA	500	ns

(1) The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load

capacitance, when driven by an ideal voltage source (zero output impedance). t<sub>rst</sub> is the propagation delay measured from the time the RESET pin is first asserted low to the time the SDA pin is asserted high, (2) signaling a stop condition. It must be a minimum of t<sub>WL</sub>.




#### 6.8 Reset Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN	MAX	UNIT
t <sub>W(L)</sub>	Pulse duration, RESET low	6		ns
t <sub>REC(STA)</sub>	Recovery time from RESET to start	0		ns

## 6.9 Typical Characteristics




TCA9548A SCPS207E – MAY 2012–REVISED OCTOBER 2015

www.ti.com


INSTRUMENTS

Texas

## 7 Parameter Measurement Information



#### SDA LOAD CONFIGURATION




BYTE	DESCRIPTION
1	I <sup>2</sup> C address
2, 3	P-port data

- A. C<sub>L</sub> includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>r</sub>/t<sub>f</sub>  $\leq$  30 ns.
- C. Not all parameters and waveforms are applicable to all devices.


Figure 5. I<sup>2</sup>C Load Circuit and Voltage Waveforms



## **Parameter Measurement Information (continued)**



SDA LOAD CONFIGURATION



A.  $C_L$  includes probe and jig capacitance.

- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>r</sub>/t<sub>f</sub>  $\leq$  30 ns.
- C. I/Os are configured as inputs.

D. Not all parameters and waveforms are applicable to all devices.

### Figure 6. Reset Load Circuit and Voltage Waveforms



## 8 Detailed Description

## 8.1 Overview

The TCA9548A is an 8-channel, bidirectional translating I<sup>2</sup>C switch. The master SCL/SDA signal pair is directed to eight channels of slave devices, SC0/SD0-SC7/SD7. Any individual downstream channel can be selected as well as any combination of the eight channels.


The device offers an active-low  $\overrightarrow{\text{RESET}}$  input which resets the state machine and allows the TCA9548A to recover should one of the downstream I<sup>2</sup>C buses get stuck in a low state. The state machine of the device can also be reset by cycling the power supply, V<sub>CC</sub>, also known as a power-on reset (POR). Both the  $\overrightarrow{\text{RESET}}$  function and a POR will cause all channels to be deselected.

The connections of the  $I^2C$  data path are controlled by the same  $I^2C$  master device that is switched to communicate with multiple  $I^2C$  slaves. After the successful acknowledgment of the slave address (hardware selectable by A0, A1, and A2 pins), a single 8-bit control register is written to or read from to determine the selected channels.

The TCA9548A may also be used for voltage translation, allowing the use of different bus voltages on each SCn/SDn pair such that 1.8-V, 2.5-V, or 3.3-V parts can communicate with 5-V parts. This is achieved by using external pull-up resistors to pull the bus up to the desired voltage for the master and each slave channel.



## 8.2 Functional Block Diagram



### TCA9548A

SCPS207E - MAY 2012 - REVISED OCTOBER 2015



www.ti.com

## 8.3 Feature Description

The TCA9548A is an 8-channel, bidirectional translating switch for I<sup>2</sup>C buses that supports Standard-Mode (100 kHz) and Fast-Mode (400 kHz) operation. The TCA9548A features I<sup>2</sup>C control using a single 8-bit control register in which each bit controls the enabling and disabling of one of the corresponding 8 switch channels for I<sup>2</sup>C data flow. Depending on the application, voltage translation of the I<sup>2</sup>C bus can also be achieved using the TCA9548A to allow 1.8-V, 2.5-V, or 3.3-V parts to communicate with 5-V parts. Additionally, in the event that com<u>munication</u> on the I<sup>2</sup>C bus enters a fault state, the TCA9548A can be reset to resume normal operation using the RESET pin feature or by a power-on reset which results from cycling power to the device.

## 8.4 Device Functional Modes

## 8.4.1 RESET Input

The RESET input is an active-low signal that may be used to recover from a bus-fault condition. When this signal is asserted low for a minimum of  $t_{WL}$ , the TCA9548A resets its registers and I<sup>2</sup>C state machine and deselects all channels. The RESET input must be connected to V<sub>CC</sub> through a pull-up resistor.

### 8.4.2 Power-On Reset

When power is applied to the VCC pin, an internal power-on reset holds the TCA9548A in a reset condition until  $V_{CC}$  has reached  $V_{PORR}$ . At this point, the reset condition is released, and the TCA9548A registers and I<sup>2</sup>C state machine are initialized to their default states, all zeroes, causing all the channels to be deselected. Thereafter,  $V_{CC}$  must be lowered below V <sub>PORF</sub> to reset the device.

## 8.5 Programming

## 8.5.1 I<sup>2</sup>C Interface

The TCA9548A has a standard bidirectional  $I^2C$  interface that is controlled by a master device in order to be configured or read the status of this device. Each slave on the  $I^2C$  bus has a specific device address to differentiate between other slave devices that are on the same  $I^2C$  bus. Many slave devices will require configuration upon startup to set the behavior of the device. This is typically done when the master accesses internal register maps of the slave, which have unique register addresses. A device can have one or multiple registers where data is stored, written, or read.

The physical I<sup>2</sup>C interface consists of the serial clock (SCL) and serial data (SDA) lines. Both SDA and SCL lines must be connected to  $V_{CC}$  through a pull-up resistor. The size of the pull-up resistor is determined by the amount of capacitance on the I<sup>2</sup>C lines. (For further details, refer to  $\hat{P}C$  Pull-up Resistor Calculation (SLVA689).) Data transfer may be initiated only when the bus is idle. A bus is considered idle if both SDA and SCL lines are high after a STOP condition.

The following is the general procedure for a master to access a slave device:

- 1. If a master wants to send data to a slave:
  - Master-transmitter sends a START condition and addresses the slave-receiver.
  - Master-transmitter sends data to slave-receiver.
  - Master-transmitter terminates the transfer with a STOP condition.
- 2. If a master wants to receive or read data from a slave:
  - Master-receiver sends a START condition and addresses the slave-transmitter.
  - Master-receiver sends the requested register to read to slave-transmitter.
  - Master-receiver receives data from the slave-transmitter.



## **Programming (continued)**

- Master-receiver terminates the transfer with a STOP condition.






Figure 7. Definition of Start and Stop Conditions



### 8.5.2 Device Address

Figure 9 shows the address byte of the TCA9548A.





## **Programming (continued)**

The last bit of the slave address defines the operation (read or write) to be performed. When it is high (1), a read is selected, while a low (0) selects a write operation.

	INPUTS		I <sup>2</sup> C BUS SLAVE ADDRESS
A2	A1	A0	TC BUS SLAVE ADDRESS
L	L	L	112 (decimal), 70 (hexadecimal)
L	L	н	113 (decimal), 71 (hexadecimal)
L	Н	L	114 (decimal), 72 (hexadecimal)
L	Н	Н	115 (decimal), 73 (hexadecimal)
Н	L	L	116 (decimal), 74 (hexadecimal)
Н	L	Н	117 (decimal), 75 (hexadecimal)
Н	Н	L	118 (decimal), 76 (hexadecimal)
Н	Н	Н	119 (decimal), 77 (hexadecimal)

#### Table 1. Address Reference

### 8.5.3 Bus Transactions

Data must be sent to and received from the slave devices, and this is accomplished by reading from or writing to registers in the slave device.

Registers are locations in the memory of the slave which contain information, whether it be the configuration information or some sampled data to send back to the master. The master must write information to these registers in order to instruct the slave device to perform a task.

While it is common to have registers in  $I^2C$  slaves, note that not all slave devices will have registers. Some devices are simple and contain only 1 register, which may be written to directly by sending the register data immediately after the slave address, instead of addressing a register. The TCA9548A is example of a single-register device, which is controlled via  $I^2C$  commands. Since it has 1 bit to enable or disable a channel, there is only 1 register needed, and the master merely writes the register data after the slave address, skipping the register number.

#### 8.5.3.1 Writes

To write on the I<sup>2</sup>C bus, the master will send a START condition on the bus with the address of the slave, as well as the last bit (the R/W bit) set to 0, which signifies a write. The slave will acknowledge, letting the master know it is ready. After this, the master will start sending the control register data to the slave until the master has sent all the data necessary (which is sometimes only a single byte), and the master will terminate the transmission with a STOP condition.

There is no limit to the number of bytes sent, but the last byte sent is what will be in the register.


Figure 10 shows an example of writing a single byte to a slave register.



Master controls SDA line

Slave controls SDA line

## Write to one register in a device





#### 8.5.3.2 Reads

Reading from a slave is very similar to writing, but the master will send a START condition, followed by the slave address with the R/W bit set to 1 (signifying a read). The slave will acknowledge the read request, and the master will release the SDA bus but will continue supplying the clock to the slave. During this part of the transaction, the master will become the master-receiver, and the slave will become the slave-transmitter.

The master will continue to send out the clock pulses, but will release the SDA line so that the slave can transmit data. At the end of every byte of data, the master will send an ACK to the slave, letting the slave know that it is ready for more data. Once the master has received the number of bytes it is expecting, it will send a NACK, signaling to the slave to halt communications and release the bus. The master will follow this up with a STOP condition.

Figure 11 shows an example of reading a single byte from a slave register.





Figure 11. Read from Control Register

#### 8.5.4 Control Register

Following the successful acknowledgment of the address byte, the bus master sends a command byte that is stored in the control register in the TCA9548A (see Figure 12). This register can be written and read via the I<sup>2</sup>C bus. Each bit in the command byte corresponds to a SCn/SDn channel and a high (or 1) selects this channel. Multiple SCn/SDn channels may be selected at the same time. When a channel is selected, the channel becomes active after a stop condition has been placed on the I<sup>2</sup>C bus. This ensures that all SCn/SDn lines are in a high state when the channel is made active, so that no false conditions are generated at the time of connection. A stop condition always must occur immediately after the acknowledge cycle. If multiple bytes are received by the TCA9548A, it saves the last byte received.

Channel Selection Bits (Read/Write)







### TCA9548A SCPS207E – MAY 2012–REVISED OCTOBER 2015

		С	ONTROL RE	EGISTER BIT	ſS			001/////15
B7	B6	B5	B4	B3	B2	B1	B0	COMMAND
х	х	х	х	х	х	х	0	Channel 0 disabled
^	^	^	^	^	^	^	1	Channel 0 enabled
х	х	x	х	х	x	0	x	Channel 1 disabled
X	~	~	~	X	X	1		Channel 1 enabled
х	х	х	х	х	0	- X	x	Channel 2 disabled
X	~	~	~	X	1		×	Channel 2 enabled
х	х	х	х	0	х	х	x	Channel 3 disabled
X	~	~	~	1			Channel 3 enabled	
V	V	X	0	V	X	X	Y	Channel 4 disabled
X	Х	Х	1	X	Х	X	Х	Channel 4 enabled
V	v	0	V	х	V	v	V	Channel 5 disabled
X	Х	1	Х	X	Х	Х	X	Channel 5 enabled
V	0	X	V	V	X	X	Y	Channel 6 disabled
X	1	X	Х	Х	Х	X	Х	Channel 6 enabled
0	V	X	V	V	X	X	Y	Channel 7 disabled
1	Х	X	Х	Х	Х	Х	X	Channel 7 enabled
0	0	0	0	0	0	0	0	No channel selected, power-up/reset default state

### Table 2. Command Byte Definition

## 8.5.5 RESET Input

The RESET input is an active-low signal that may be used to recover from a bus-fault condition. When this signal is asserted low for a minimum of  $t_{WL}$ , the TCA9548A resets its registers and I<sup>2</sup>C state machine and deselects all channels. The RESET input must be connected to V<sub>CC</sub> through a pull-up resistor.

## 8.5.6 Power-On Reset

When power (from 0 V) is applied to V<sub>CC</sub>, an internal power-on reset holds the TCA9548A in a reset condition until V<sub>CC</sub> has reached V<sub>POR</sub>. At that point, the reset condition is released and the TCA9548A registers and I<sup>2</sup>C state machine initialize to their default states. After that, V<sub>CC</sub> must be lowered to below V<sub>POR</sub> and then back up to the operating voltage for a power-reset cycle.

## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

Applications of the TCA9548A will contain an  $I^2C$  (or SMBus) master device and up to eight  $I^2C$  slave devices. The downstream channels are ideally used to resolve  $I^2C$  slave address conflicts. For example, if eight identical digital temperature sensors are needed in the application, one sensor can be connected at each channel: 0-7. When the temperature at a specific location needs to be read, the appropriate channel can be enabled and all other channels switched off, the data can be retrieved, and the  $I^2C$  master can move on and read the next channel.


In an application where the l<sup>2</sup>C bus will contain many additional slave devices that do not result in l<sup>2</sup>C slave address conflicts, these slave devices can be connected to any desired channel to distribute the total bus capacitance across multiple channels. If multiple switches will be enabled simultaneously, additional design requirements must be considered (see *Design Requirements* and *Detailed Design Procedure*).

### 9.2 Typical Application

Figure 13 shows an application in which the TCA9548A can be used.



## **Typical Application (continued)**



A. Pin numbers shown are for the PW package.

Figure 13. Typical Application Schematic

Typical Application (continued)

9.2.1 Design Requirements

A typical application of the TCA9548A will contain one or more data pull-up voltages, V<sub>DPUX</sub>, one for the master device ( $V_{DPUM}$ ) and one for each of the selectable slave channels ( $V_{DPU0} - V_{DPU7}$ ). In the event where the master device and all slave devices operate at the same voltage, then  $V_{DPUM} = V_{DPUX} = VCC$ . In an application where voltage translation is necessary, additional design requirements must be considered to determine an appropriate V<sub>CC</sub> voltage.

The A0, A1, and A2 pins are hardware selectable to control the slave address of the TCA9548A. These pins may be tied directly to GND or  $V_{CC}$  in the application.

If multiple slave channels will be activated simultaneously in the application, then the total I<sub>OL</sub> from SCL/SDA to GND on the master side will be the sum of the currents through all pull-up resistors, R<sub>p</sub>.

The pass-gate transistors of the TCA9548A are constructed such that the V<sub>CC</sub> voltage can be used to limit the maximum voltage that is passed from one I<sup>2</sup>C bus to another.

Figure 14 shows the voltage characteristics of the pass-gate transistors (note that the graph was generated using data specified in *Electrical Characteristics*). In order for the TCA9548A to act as a voltage translator, the V<sub>pass</sub> voltage must be equal to or lower than the lowest bus voltage. For example, if the main bus is running at 5 V and the downstream buses are 3.3 V and 2.7 V,  $V_{pass}$  must be equal to or below 2.7 V to effectively clamp the downstream bus voltages. As shown in Figure 14,  $V_{pass(max)}$  is 2.7 V when the TCA9548A supply voltage is 4 V or lower, so the TCA9548A supply voltage could be set to 3.3 V. Pull-up resistors then can be used to bring the bus voltages to their appropriate levels (see Figure 13).

#### 9.2.2 Detailed Design Procedure

Once all the slaves are assigned to the appropriate slave channels and bus voltages are identified, the pull-up resistors, R<sub>p</sub>, for each of the buses need to be selected appropriately. The minimum pull-up resistance is a function of  $\dot{V}_{DPUX}$ ,  $V_{OL,(max)}$ , and  $I_{OL}$ :

$$\mathsf{R}_{\mathsf{p}(\mathsf{min})} = \frac{\mathsf{V}_{\mathsf{DPUX}} - \mathsf{V}_{\mathsf{OL}(\mathsf{max})}}{\mathsf{I}_{\mathsf{OL}}} \tag{1}$$

The maximum pull-up resistance is a function of the maximum rise time,  $t_r$  (300 ns for fast-mode operation,  $f_{SCI}$  = 400 kHz) and bus capacitance, C<sub>b</sub>:

$$\mathsf{R}_{\mathsf{p}(\mathsf{max})} = \frac{\mathsf{t}_{\mathsf{r}}}{0.8473 \times \mathsf{C}_{\mathsf{b}}} \tag{2}$$


The maximum bus capacitance for an I<sup>2</sup>C bus must not exceed 400 pF for fast-mode operation. The bus capacitance can be approximated by adding the capacitance of the TCA9548A, Cio(OFF), the capacitance of wires/connections/traces, and the capacitance of each individual slave on a given channel. If multiple channels will be activated simultaneously, each of the slaves on all channels will contribute to total bus capacitance.

Copyright © 2012-2015, Texas Instruments Incorporated



## **Typical Application (continued)**

### 9.2.3 Application Curves






## **10** Power Supply Recommendations

The operating power-supply voltage range of the TCA9548A is 1.65 V to 5.5 V applied at the VCC pin. When the TCA9548A is powered on for the first time or anytime the device must be reset by cycling the power supply, the power-on reset requirements must be followed to ensure the I<sup>2</sup>C bus logic is initialized properly.

## **10.1** Power-On Reset Requirements

In the event of a glitch or data corruption, TCA9548A can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application.

A power-on reset is shown in Figure 17.



 $V_{CC}$  is Lowered Below the POR Threshold, Then Ramped Back Up to  $V_{CC}$ 

Figure 17. Power-On Reset Waveform


Table 3 specifies the performance of the power-on reset feature for TCA9548A for both types of power-on reset.

	PARAMETER	MIN	TYP	MAX	UNIT	
V <sub>CC_FT</sub>	Fall time	See Figure 17	1		100	ms
V <sub>CC_RT</sub>	Rise time	See Figure 17	0.1		100	ms
V <sub>CC_TRR</sub>	Time to re-ramp (when $V_{CC}$ drops below $V_{PORF(min)}$ – 50 mV or when $V_{CC}$ drops to GND)	See Figure 17	40			μs
V <sub>CC_GH</sub>	Level that $V_{CC}$ can glitch down to, but not cause a functional disruption when $V_{CC_GW}$ = 1 µs	See Figure 18			1.2	V
V <sub>CC_GW</sub>	Glitch width that will not cause a functional disruption when $V_{CC\_GH}$ = 0.5 × $V_{CC}$	See Figure 18			10	μs

Table 3. Recommended Supply Sequencing and Ramp Rates<sup>(1)</sup>

(1) All supply sequencing and ramp rate values are measured at  $T_A = 25^{\circ}C$ 


Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width  $(V_{CC\_GW})$  and height  $(V_{CC\_GH})$  are dependent on each other. The bypass capacitance, source impedance, and device impedance are factors that affect power-on reset performance. Figure 18 and Table 3 provide more information on how to measure these specifications.







 $V_{POR}$  is critical to the power-on reset.  $V_{POR}$  is the voltage level at which the reset condition is released and all the registers and the I<sup>2</sup>C/SMBus state machine are initialized to their default states. The value of  $V_{POR}$  differs based on the V<sub>CC</sub> being lowered to or from 0. Figure 19 and Table 3 provide more details on this specification.



### 11 Layout

#### **11.1 Layout Guidelines**

For PCB layout of the TCA9548A, common PCB layout practices should be followed but additional concerns related to high-speed data transfer such as matched impedances and differential pairs are not a concern for I<sup>2</sup>C signal speeds. It is common to have a dedicated ground plane on an inner layer of the board and pins that are connected to ground should have a low-impedance path to the ground plane in the form of wide polygon pours and multiple vias. By-pass and de-coupling capacitors are commonly used to control the voltage on the VCC pin, using a larger capacitor to provide additional power in the event of a short power supply glitch and a smaller capacitor to filter out high-frequency ripple.

In an application where voltage translation is not required, all  $V_{DPUX}$  voltages and  $V_{CC}$  could be at the same potential and a single copper plane could connect all of pull-up resistors to the appropriate reference voltage. In an application where voltage translation is required,  $V_{DPUM}$  and  $V_{DPU0}$ - $V_{DPU7}$ , may all be on the same layer of the board with split planes to isolate different voltage potentials.

To reduce the total I<sup>2</sup>C bus capacitance added by PCB parasitics, data lines (SCn and SDn) should be a short as possible and the widths of the traces should also be minimized (e.g. 5-10 mils depending on copper weight).

TCA9548A SCPS207E – MAY 2012– REVISED OCTOBER 2015



www.ti.com

### 11.2 Layout Example




Figure 20. Layout Schematic



## **12 Device and Documentation Support**

## 12.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

## 12.2 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

## 12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



28-Oct-2015

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TCA9548APWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PW548A	Samples
TCA9548ARGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PW548A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



28-Oct-2015

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	
-----------------------------	--


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCA9548ARGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

28-Oct-2015




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TCA9548ARGER	VQFN	RGE	24	3000	367.0	367.0	35.0

PW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 B. This drawing is subject to change without notice.


Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



## LAND PATTERN DATA




NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## **MECHANICAL DATA**



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-Leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions. F. Falls within JEDEC MO-220.
  - TEXAS INSTRUMENTS www.ti.com

## RGE (S-PVQFN-N24)


## PLASTIC QUAD FLATPACK NO-LEAD

## THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




#### NOTES: A. All linear dimensions are in millimeters



# RGE (S-PVQFN-N24)

## PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated